Abbreviations:MIPS

From OpenPLi Wiki
Revision as of 06:47, 15 February 2018 by 40H3X (talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

MIPS is an acronym for Microprocessor without Interlocked Pipeline Stages and is a reduced instruction set computer (RISC) instruction set architecture (ISA.)The early MIPS architectures were 32-bit, with 64-bit versions added later. MIPS is implemented primarily in embedded systems.